



Gianluca Giustolisi

Curriculum Vitæ

Short bio

Gianluca Giustolisi was born in omissis

He received the Laurea degree (summa cum laude) in electronic engineering and the Ph.D. degree in electrical engineering from the University of Catania in 1995 and 1999, respectively.

Currently he is **Associate Professor** of electronics at the "Dipartimento di Ingegneria Elettrica Elettronica e Informatica" (DIEEI) of the University of Catania.

In 2002 he joined the DIEEI of the University of Catania as Assistant Professor where he became Associate Professor in 2005. In 2017 he obtained the **National Scientific Qualification** for *full professor* in Electronics. Since 2003 he has been teaching courses on electron devices and on analog electronics in both the BSc and the MSc in electronic engineering or computer engineering. He was also teacher of a course in electronic laboratory at the MSc in electronic engineering, and of a course in Biomedical technologies at the Specialization School in Digestive Surgery.

His main research interests reflect his teaching activity in analog circuits with particular emphasis on feedback circuits, compensation techniques, voltage regulators, bandgap voltage references, low-voltage circuits and device modeling.

Some of his research activity has been developed in cooperation with University of Rome "Tor Vergata", with CNR-IMM (Consiglio Nazionale delle Ricerche — Institute for Microelectronics and Microsystems) and with INFN-LNS (National Institute for Nuclear Physics — Laboratori Nazionali del Sud).

He is author of more than 100 scientific papers in referred international journals and conferences. He is author of the Italian course-book "Introduzione ai Dispositivi Elettronici", published by Franco Angeli.

From 2008 to 2017 he served as Associate Editor of the "Journal of Circuits, Systems, and Computers". Since 2016 he has been member of the Editorial Board of the "Microelectronics Journal – Elsevier".

He has been *IEEE member* since 1999 and became *Senior member* in 2017.

Education

1995–1999 **Ph.D. degree in Electrical Engineering**, *University of Catania, Catania, Italy*
Ph.D. Thesis: Progettazione di un controllore Fuzzy in tecnologia CMOS con approccio a condensatore commutato.

1989–1995 **Laurea degree in Electronic Engineering**, *University of Catania, Catania, Italy*
Thesis: Circuito integrato in tecnologia CMOS per la gestione centralizzata di un sistema di sensori.

Experience

2005–present **Associate Professor of Electronics**, *University of Catania, Catania, Italy*

2002–2005 **Assistant Professor of Electronics**, *University of Catania, Catania, Italy*

1999–2002 **Research grant**, *University of Catania, Catania, Italy*
Research Topic: Low-voltage and low-power circuits and systems.

Funded projects

- 2005 **PRIN 2005**, *National research project*, Associated Investigator for the Catania Unit, (2yrs)
A/D converters for integrated control systems with high-rejection to electromagnetic interferences.
- 2004 **UNICT 2004**, *Local research project*, Principal investigator, (1yrs)
Stadi di uscita CMOS a bassa tensione di alimentazione.
- 2003 **UNICT 2003**, *Local research project*, Principal investigator, (1yrs)
Convertitori A/D integrati per elaborazione fuzzy.
- 2000 **Progetto Giovani Ricercatori**, *Local research project*, Principal investigator, (2yrs)
Tecniche a basso consumo e bassa tensione di alimentazione negli stadi di uscita e di ingresso per amplificatori operazionali.

Teaching Activity

| | | |
|--------------|---------------------------------|---|
| 2019–present | Elettronica | <i>B.Sc. Informatic Engineering</i> |
| 2020–present | Analog Electronics | <i>M.Sc. Electronic Engineering</i> |
| 2010–2020 | Dispositivi Elettronici | <i>M.Sc. Electronic Engineering</i> |
| 2012–2019 | Electronics II | <i>B.Sc. Electronic Engineering</i> |
| 2002–2011 | Dispositivi Elettronici | <i>B.Sc. Electronic Engineering</i> |
| 2004–2010 | Laboratorio di Microelettronica | <i>M.Sc. Electronic Engineering</i> |
| 2002–2009 | Tecnologie Biomediche | <i>Specialization School in Digestive Surgery</i> |
| 2002–2004 | Elettronica Analogica II | <i>B.Sc. Automation Engineering</i> |

Service Activity

- 2020–present **Evaluation Expert**, *panel of the University Experts (IT sector) for the QUACING Agency*
 - Periodic surveillance Politecnico di Torino (28th June 2021)
- 2018–present **Component of the Quality Assurance Presidium**, *University of Catania*
- 2018–present **Representative of Scientific Unit**, *Unit of Catania for the Società Italiana di Elettronica (SIE)*
- 2017–present **Evaluation Expert**, *panel of the System Experts for the National Agency of the Evaluation of Universities and Research institutes (ANVUR)*
 - Periodic accreditation Università degli Studi di Bari "Aldo Moro" (12th–16th November 2018)
 - Periodic accreditation Libera Università di Bolzano (8th–12th April 2019)
- 2016–present **Member of the Editorial Board**, *Microelectronics Journal – Elsevier*
- 2014–present **Scientific Expert**, *panel of the Experts in Basic Research of the Ministero dell'Istruzione, dell'Università e della Ricerca (MIUR)*
 - Project evaluation for the National Project "Futuro in Ricerca 2013"
 - Proposal evaluation for a Research Grant (Università della Calabria, Assegni di Ricerca 2014)
 - Project evaluation for the National Project "PRIN 2015"
- 2013–present **Evaluation Expert**, *panel of the Disciplinary Experts of the National Agency for the Evaluation of Universities and Research institutes (ANVUR)*
 - Periodic accreditation Università Campus Bio-Medico di Roma (5th–9th October 2015)
 - Periodic accreditation Politecnico di Torino (23rd–27th May 2016)
 - Initial accreditation 2017
 - Periodic accreditation Università degli Studi di Cagliari (16th–20th October 2017)
 - Periodic accreditation Università degli Studi di Napoli "Federico II" (11th–15th December 2017)
 - Initial accreditation 2018
 - Periodic accreditation Politecnico di Milano (11th–15th November 2019)
 - Initial accreditation 2022

- 2021 **Technical Program Chair**, *16th Conference on Ph.D. Research in Microelectronics and Electronics*
PRIME 2021 19th–22nd of July 2021, online event organized by RWTH Aachen University, Germany
- 2019 **Technical Program Chair**, *15th Conference on Ph.D. Research in Microelectronics and Electronics*
PRIME 2019 15th–18th of July 2019, Lausanne, Switzerland
- 2018 **Guest Editor**, *Integration, the VLSI Journal*, Special Issue on PRIME and SMACD 2018, Elsevier
- 2018 **Technical Program Chair**, *14th Conference on Ph.D. Research in Microelectronics and Electronics*
PRIME 2018 2nd–5th of July 2018, Prague, Czech Republic
- 2017 **Guest Editor**, *Integration, the VLSI Journal*, Special Issue on PRIME and SMACD 2017, Elsevier
- 2017 **Technical Program Chair**, *23rd European Conference on Circuit Theory and Design ECCTD 2017*, 4th–6th of September 2017, Catania CT, Italy
- 2017 **Technical Program Chair**, *13th Conference on Ph.D. Research in Microelectronics and Electronics*
PRIME 2017, 12th–15th of June 2017, Giardini-Naxos ME, Italy
- 2008–2017 **Associate editor**, *Journal of Circuits, Systems, and Computers*
- 2012–2016 **President of the degree course**, *M.Sc. in Electronic Engineering*
- 2009–2012 **President of the didactic area in electronics**, *B.Sc. and M.Sc. in Electronic Engineering, Automation Engineering and Telecommunication Engineering*

Languages

Italian Native language
English C1

Publications

Articles

- [1] G. Giustolisi, G. Palmisano, and G. Palumbo, "1.5V power supply CMOS voltage squarer," *IEE Electronics Letters*, vol. 33, no. 3, pp. 1134–1136, Jun. 1997.
- [2] G. Giustolisi, G. Palmisano, and G. Palumbo, "Switched capacitor compatible minimum-maximum function," *IEE Electronics Letters*, vol. 36, no. 1, pp. 35–36, Jan. 2000.
- [3] G. Giustolisi, G. Palmisano, and G. Palumbo, "CMRR Frequency Response of CMOS Operational Transconductance Amplifiers," *IEEE Trans. Instrum. Meas.*, vol. 49, no. 1, pp. 137–143, feb 2000.
- [4] G. Giustolisi, G. Palmisano, G. Palumbo, and T. Segreto, "1.2-V CMOS op-amp with a dynamically biased output stage," *IEEE J. Solid-State Circuits*, vol. 35, no. 4, pp. 632–636, Apr. 2000.
- [5] P. Filoramo, G. Giustolisi, G. Palmisano, and G. Palumbo, "Approach to the design of low-voltage SC filters," *IEE Proc. Circuits Devices Syst.*, vol. 147, no. 3, pp. 196–200, Jun. 2000.
- [6] G. Giustolisi, G. Palmisano, and G. Palumbo, "A Switched-Capacitor Compatible Membership Function Block," *IEEE Trans. Circuits Syst. II*, vol. 47, no. 11, pp. 1321–1325, Nov. 2000.

- [7] G. Giustolisi, G. Palmisano, and G. Palumbo, "Analysis and optimization of a novel CMOS multiplier," *Int. J. Circ. Theor. Appl.*, vol. 29, pp. 321–330, Feb. 2001.
- [8] G. Giustolisi and G. Palumbo, "An Approach to Test the Open-Loop Parameters of Feedback Amplifiers," *IEEE Trans. Circuits Syst. I*, vol. 49, no. 1, pp. 70–75, Jan. 2002.
- [9] G. Giustolisi and G. Palumbo, "An Efficient Fuzzy Controller Architecture in SC Technique," *IEEE Trans. Circuits Syst. II*, vol. 49, no. 3, pp. 208–218, Mar. 2002.
- [10] G. Giustolisi, G. Palumbo, and S. Pennisi, "Current-Mode A/D Fuzzy Converter," *IEEE Trans. Fuzzy Syst.*, vol. 10, no. 4, pp. 533–540, Aug. 2002.
- [11] W. Aloisi, G. Giustolisi, and G. Palumbo, "1V CMOS output stage with excellent linearity," *IEE Electronics Letters*, vol. 38, no. 22, pp. 1299–1300, Oct. 2002.
- [12] G. Giustolisi, G. Palumbo, and S. Pennisi, "Resolution of a Current-Mode Algorithmic Analog-to-Digital Converter," *IEEE Trans. Circuits Syst. I*, vol. 49, no. 10, pp. 1480–1486, Oct. 2002.
- [13] G. Giustolisi, G. Palumbo, M. Criscione, and F. Cutr`i, "A Low-Voltage Low-Power Voltage Reference Based on Subthreshold MOSFETs," *IEEE J. Solid-State Circuits*, vol. 38, no. 1, pp. 151–154, Jan. 2003.
- [14] G. Giustolisi and G. Palumbo, "A Detailed Analysis of Power-Supply Noise Attenuation in Bandgap Voltage References," *IEEE Trans. Circuits Syst. I*, vol. 50, no. 2, pp. 185–197, Feb. 2003.
- [15] W. Aloisi, G. Giustolisi, and G. Palumbo, "Analysis, modelling and optimization of a gain boosted telescopic amplifier," *Int. J. Circ. Theor. Appl.*, vol. 31, pp. 513–528, Jun. 2003.
- [16] G. Giustolisi and G. Palumbo, "A New Method for Harmonic Distortion Analysis in Class-AB Stages," *IEEE Trans. Circuits Syst. I*, vol. 50, no. 12, pp. 1559–1563, Dec. 2003.
- [17] W. Aloisi, G. Giustolisi, and G. Palumbo, "Exploiting the High-Frequency Performance of Low-Voltage Low-Power SC Filters," *IEEE Trans. Circuits Syst. II*, vol. 51, no. 2, pp. 77–84, Feb. 2004.
- [18] W. Aloisi, G. Giustolisi, and G. Palumbo, "Design and Comparison of Very Low-Voltage CMOS Output Stages," *IEEE Trans. Circuits Syst. I*, vol. 52, no. 8, pp. 1545–1556, Aug. 2005.
- [19] G. Giustolisi and G. Palumbo, "Techniques for evaluating harmonic distortion in class-AB output stages: A tutorial," *Analog Integr. Circuits Signal Process.*, vol. 47, pp. 323–334, Apr. 2006.
- [20] G. Giustolisi, G. Palumbo, and M. Gaibotti, "Statistical modelling and design guidelines of CMOS current references," *IEE Proc. Circuits Devices Syst.*, vol. 153, no. 6, pp. 559–564, Dec. 2006.
- [21] G. Giustolisi, A. D. Grasso, and S. Pennisi, "High-Drive and Linear CMOS Class-AB Pseudo-Differential Amplifier," *IEEE Trans. Circuits Syst. II*, vol. 54, no. 2, pp. 112–116, Feb. 2007.
- [22] A. D'Amico, C. Falconi, G. Giustolisi, and G. Palumbo, "Resistance of Feedback Amplifiers: A Novel Representation," *IEEE Trans. Circuits Syst. II*, vol. 54, no. 4, pp. 298–302, Apr. 2007.

- [23] W. Aloisi, G. Di Cataldo, G. Giustolisi, and G. Palumbo, "Design guidelines of CMOS class-AB output stages: a tutorial," *Analog Integr. Circuits Signal Process.*, vol. 56, no. 3, pp. 163–177, Sep. 2008.
- [24] G. Giustolisi, C. Falconi, A. D'Amico, and G. Palumbo, "On-Chip Low Drop-Out Voltage Regulator with NMOS Power Transistor and Dynamic Biasing Technique," *Analog Integr. Circuits Signal Process.*, vol. 58, no. 2, pp. 81–90, Nov. 2008.
- [25] G. Giustolisi and G. Palumbo, "Dynamic-biased capacitor-free NMOS LDO," *IET Electronics Letters*, vol. 45, no. 22, pp. 1140–1141, Oct. 2009.
- [26] G. Giustolisi, G. Palumbo, and E. Spitale, "A 50-mA 1-nF Low-Voltage Low-Dropout Voltage Regulator for SoC Applications," *ETRI Journal*, vol. 32, no. 4, pp. 520–529, Aug. 2010.
- [27] E. Consoli, G. Giustolisi, and G. Palumbo, "An Accurate Ultra-Compact I-V Model for Nanometer MOS Transistors with Applications on Digital Circuits," *IEEE Trans. Circuits Syst. I*, vol. 59, no. 1, pp. 159–169, Jan. 2012.
- [28] G. Giustolisi, R. Mita, and G. Palumbo, "Behavioral modeling of statistical phenomena of single-photon avalanche diodes," *Int. J. Circ. Theor. Appl.*, vol. 40, no. 7, pp. 661–679, Jul. 2012.
- [29] G. Giustolisi, G. Palumbo, and E. Spitale, "Robust Miller Compensation with Current Amplifiers Applied to LDO Voltage Regulators," *IEEE Trans. Circuits Syst. I*, vol. 59, no. 9, pp. 1880–1893, Sep. 2012.
- [30] M. Camarda, G. Fisicaro, R. Anzalone, S. Scalese, A. Alberti, F. La Via, A. La Magna, A. Ballo, G. Giustolisi, L. Minafra, F. P. Cammarata, V. Bravatà, G. I. Forte, G. Russo, and M. C. Gilardi, "Theoretical and experimental study of the role of cell-cell dipole interaction in dielectrophoretic devices: application to polynomial electrodes," *BioMedical Engineering OnLine*, vol. 13, no. 1, Jun. 2014.
- [31] G. Giustolisi, A. D. Grasso, and G. Palumbo, "Integrated Quenching-and-Reset Circuit for Single-Photon Avalanche Diodes," *IEEE Trans. Instrum. Meas.*, vol. 64, no. 1, pp. 271–277, Jan. 2015.
- [32] G. Giustolisi and G. Palumbo, "Three-Stage Dynamic-Biased CMOS Amplifier With a Robust Optimization of the Settling Time," *IEEE Trans. Circuits Syst. I*, vol. 62, no. 11, pp. 2641–2651, Nov. 2015.
- [33] G. Giustolisi and G. Palumbo, "Compensation strategy for high-speed three-stage switched-capacitor amplifiers," *IET Electronics Letters*, vol. 52, no. 14, pp. 1202–1204, Jul. 2016.
- [34] G. Giustolisi and G. Palumbo, "Robust design of CMOS amplifiers oriented to settling-time specification," *Int. J. Circ. Theor. Appl.*, vol. 45, no. 10, pp. 1329–1348, Oct. 2017.
- [35] G. Giustolisi and G. Palumbo, "Bessel-like compensation of three-stage operational transconductance amplifiers," *Int. J. Circ. Theor. Appl.*, vol. 46, no. 4, pp. 729–747, Apr. 2018.
- [36] L. Minati, M. Frasca, G. Giustolisi, P. Oświęcimka, S. Drożdż, and L. Ricci, "High-dimensional dynamics in a single-transistor oscillator containing Feynman-Sierpiński resonators: Effect of fractal depth and irregularity," *AIP Chaos*, vol. 28, 093112, 2018.
- [37] C. S. Abella, S. Bonina, A. Cucuccio, S. D'Angelo, G. Giustolisi, A. D. Grasso, A. Imbruglia, G. S. Mauro, G. A. Nastasi, G. Palumbo, S. Pennisi, G. Sorbello, and A. Scuderi, "Autonomous Energy-efficient Wireless Sensor Network Platform for Home/Office Automation," *IEEE Sensors J.*, vol. 19, no. 9, pp. 3501–3512, May 2019.

- [38] G. Giustolisi, G. Palumbo, and S. Pennisi, "Class-AB CMOS output stages suitable for low-voltage amplifiers in nanometer technologies," *Microelectronics Journal*, vol. 92, no. 104597, Oct. 2019.
- [39] A. Ballo, A. D. Grasso, G. Giustolisi, and G. Palumbo, "Optimized Charge Pump with Clock Booster for Reduced Rise Time or Silicon Area," *IEEE Trans. Circuits Syst. II*, vol. 66, no. 12, pp. 1977–1981, Dec. 2019.
- [40] G. Giustolisi and G. Palumbo, "In-depth Analysis of Pole-Zero Compensations in CMOS Operational Transconductance Amplifiers," *IEEE Trans. Circuits Syst. I*, vol. 66, no. 12, pp. 4557–4570, Dec. 2019.
- [41] G. Giustolisi and G. Palumbo, "Design of CMOS three-stage amplifiers for near-to-minimum settling-time," *Microelectronics Journal*, vol. 107, no. 104939, Jan. 2021.
- [42] G. Giustolisi and G. Palumbo, "Design of Three-Stage OTA Based on Settling-Time Requirements Including Large and Small Signal Behavior," *IEEE Trans. Circuits Syst. I*, vol. 68, no. 3, pp. 998–1011, Mar. 2021.
- [43] G. Giustolisi and G. Palumbo, "Efficient Design Strategy for Optimizing the Settling Time in Three-Stage Amplifiers Including Small- and Large-Signal Behavior," *MDPI Electronics*, vol. 10(5), no. 612, Mar. 2021.
- [44] G. Giustolisi and G. Palumbo, "A g_m/I_D -Based Design Strategy for IoT and Ultra-Low-Power OTAs with Fast-Settling and Large Capacitive Loads," *MDPI J. Low Power Electron. Appl.*, vol. 11(2), no. 21, May 2021.
- [45] G. Giustolisi, P. Finocchiaro, A. Pappalardo, and G. Palumbo, "Behavioral Model of Silicon Photo-Multipliers suitable for Transistor-level Circuit Simulation," *MDPI Electronics*, vol. 10(13), no. 1551, Jun. 2021.
- [46] F. Centurelli, G. Giustolisi, S. Pennisi, and G. Scotti, "A Biasing Approach to design Ultra-Low-Power Standard-Cell-Based Analog Building Blocks for Nanometer SoCs," *IEEE Access*, vol. 10, pp. 25 892–25 900, 2022.
- [47] G. Giustolisi and G. Palumbo, "Analysis and Comparison in the Energy-Delay Space of Nanometer CMOS One-Bit Full-Adders," *IEEE Access*, vol. 10, pp. 75482–75494, 2022.
- [48] G. Giustolisi, R. Mita, G. Palumbo, and G. Scotti, "A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers," *IEEE Access*, vol. 10, pp. 99 702–99 708, 2022.
- [49] G. Giustolisi and G. Palumbo, "Hybrid Full Adders: Optimized Design, Critical Review and Comparison in the Energy-Delay Space," *MDPI Electronics*, vol. 11(19), no. 3220, Oct. 2022.

Conferences

- [50] G. Giustolisi, G. Palmisano, and G. Palumbo, "Frequency Behaviour of CMRR in One-Stage CMOS OTA," in *Proc. MIXDES '97*, Poznań (Poland), Jun. 1997, pp. 377–382.
- [51] G. Giustolisi, G. Palmisano, and G. Palumbo, "A Novel CMOS Voltage Squarer," in *Proc. IEEE ISCAS 1997*, Hong-Kong (China), Jun. 1997, pp. 253–256.
- [52] G. Giustolisi, G. Palmisano, G. Palumbo, and S. Pennisi, "High-Drive CMOS Current-Feedback Opamp," in *Proc. IEEE MWSCAS 1997*, Los Angeles, CA, (USA), Aug. 1997, pp. 229–232.

- [53] G. Giustolisi and G. Palumbo, "A Novel High-Speed Cascode Current Mirror Compensation," in *Proc. IEEE ECCTD 1997*, Budapest (Hungary), Sep. 1997, pp. 1442–1445.
- [54] G. Giustolisi, G. Palmisano, G. Palumbo, and C. Strano, "A Novel 1.5-V CMOS Mixer," in *Proc. IEEE 8th Great Lakes Symposium on VLSI*, Lafayette, LA, (USA), Feb. 1998, pp. 113–117.
- [55] P. Filoramo, G. Giustolisi, G. Palmisano, and G. Palumbo, "An Approach to the Design of Low-Voltage SC Filters," in *Proc. IEEE ISCAS 1998*, vol. I, Monterey, CA, (USA), Jun. 1998, pp. 265–268.
- [56] G. Giustolisi and S. Pennisi, "A New Topology for the Implementation of Analog Maximum and Minimum Functions," in *Proc. MIXDES '98*, Łódź (Poland), Jun. 1998, pp. 57–60.
- [57] G. Giustolisi, G. Palmisano, and G. Palumbo, "A 1.5 CMOS Voltage Multiplier," in *Proc. IEEE ICECS 1998*, Lisbon (Portugal), Sep. 1998, pp. 313–316.
- [58] G. Giustolisi and G. Palumbo, "A Novel Method for Determining Open-Loop Parameters in Feedback Amplifiers," in *Proc. IEEE IMTC '99*, Venice (Italy), May 1999, pp. 531–534.
- [59] G. Giustolisi, G. Palmisano, and G. Palumbo, "Analog Fuzzy Controller in SC Technique," in *Proc. CICC '99*, Athens (Greece), Jul. 1999, pp. 363–368.
- [60] G. Giustolisi, G. Palumbo, and S. Pennisi, "A Fuzzy A/D Converter by Means of Current-Mode Approach," in *Proc. IEEE ECCTD 1999*, Stresa (Italy), Sep. 1999, pp. 987–990.
- [61] G. Giustolisi, G. Palmisano, and S. Pennisi, "High-Linear Class AB Transconductor for High-Frequency Applications," in *Proc. IEEE ISCAS 2000*, vol. V, Geneva (Switzerland), May 2000, pp. 169–172.
- [62] G. Giustolisi, G. Palmisano, and G. Palumbo, "A Fuzzy Membership Function Circuit in SC Technique," in *Proc. IEEE ISCAS 2000*, vol. V, Geneva (Switzerland), May 2000, pp. 393–396.
- [63] M. Branciforte, G. Giustolisi, V. Nicotra, and G. Palumbo, "VLSI Implementation of a Double-Layer Single Cell RD-CNN for Motion Control," in *Proc. IEEE CNNA 2000*, Catania (Italy), May 2000, pp. 333–338.
- [64] G. Giustolisi, G. Palmisano, and E. Ragonese, "High Linear Bipolar Voltage to Current Converter," in *Proc. MIXDES 2000*, Gdynia (Poland), Jun. 2000, pp. 435–437.
- [65] G. Giustolisi, G. Palumbo, and S. Pennisi, "Power Supply Rejection of Widlar Bandgap Voltage Reference," in *Proc. MIXDES 2000*, Gdynia (Poland), Jun. 2000, pp. 271–274.
- [66] G. Giustolisi and G. Palumbo, "Detailed Frequency Analysis of Power Supply Rejection in Brokaw Bandgap," in *Proc. IEEE ISCAS 2001*, vol. I, Sydney (Australia), May 2001, pp. 731–734.
- [67] M. Criscione, G. Giustolisi, A. Lionetto, M. Muscarà, and G. Palumbo, "A Fuzzy Controller for Step-Up DC/DC Converters," in *Proc. IEEE ICECS 2001*, vol. II, Malta, Sep. 2001, pp. 977–980.
- [68] G. Giustolisi, G. Palumbo, and S. Pennisi, "Harmonic Distortion in Single-Stage Amplifiers," in *Proc. IEEE ISCAS 2002*, vol. II, Phoenix, AZ, (USA), May 2002, pp. 33–36.
- [69] G. Giustolisi and G. Palumbo, "Analysis of Power Supply Noise Attenuation in a PTAT Current Source," in *Proc. IEEE ISCAS 2002*, vol. I, Phoenix, AZ, (USA), May 2002, pp. 561–564.

- [70] W. Aloisi, G. Giustolisi, and G. Palumbo, "Analysis and Optimization of Gain-Boosted Telescopic Amplifiers," in *Proc. IEEE ISCAS 2002*, vol. I, Phoenix, AZ, (USA), May 2002, pp. 321–324.
- [71] G. Giustolisi, G. Palumbo, M. Criscione, and F. Cutr`i, "A New Voltage Reference Topology based on Subthreshold MOSFETs," in *Proc. IEEE ESSCIRC 2002*, Florence (Italy), Sep. 2002, pp. 391–394.
- [72] G. Giustolisi, G. Palumbo, and S. Pennisi, "Statistical Analysis of the Resolution in a Current-Mode ADC," in *Proc. IEEE ICECS 2002*, Dubrovnik (Croatia), Sep. 2002, pp. 5–8.
- [73] G. Giustolisi and G. Palumbo, "A New Method for Evaluating Harmonic Distortion in Push-Pull Output Stages," in *Proc. IEEE ISCAS 2003*, vol. I, Bangkok (Thailand), May 2003, pp. 233–236.
- [74] W. Aloisi, G. Giustolisi, and G. Palumbo, "A 1-V CMOS Output Stage with High Linearity," in *Proc. IEEE ISCAS 2003*, vol. I, Bangkok (Thailand), May 2003, pp. 225–228.
- [75] W. Aloisi, G. Giustolisi, and G. Palumbo, "Design of Low-Voltage Low-Power SC Filters for High-Frequency Applications," in *Proc. IEEE ISCAS 2003*, vol. I, Bangkok (Thailand), May 2003, pp. 605–608.
- [76] G. Giustolisi and A. Rizzo, "CMOS Implementation of an Extended CNN Cell to Deal with Complex Dynamics," in *Proc. IEEE ISCAS 2003*, vol. V, Bangkok (Thailand), May 2003, pp. 761–764.
- [77] G. Giustolisi and G. Palumbo, "A Novel 1-V Class-AB Transconductor for Improving Speed Performance in SC Applications," in *Proc. IEEE ISCAS 2003*, vol. I, Bangkok (Thailand), May 2003, pp. 153–156.
- [78] G. Giustolisi and G. Palumbo, "Sigma-Delta A/D Fuzzy Converter," in *Proc. IEEE ISCAS 2004*, vol. IV, Vancouver (Canada), May 2004, pp. 677–680.
- [79] W. Aloisi, G. Giustolisi, and G. Palumbo, "Guidelines for Designing Class-AB Output Stages," in *Proc. IEEE ECCTD 2005*, vol. III, Cork (Ireland), Aug./Sep. 2005, pp. 109–112.
- [80] G. Giustolisi, G. Palumbo, M. Gaibotti, and M. Pisasale, "Statistical Analysis of CMOS Current Reference," in *Proc. IEEE ECCTD 2005*, vol. III, Cork (Ireland), Aug./Sep. 2005, pp. 341–344.
- [81] G. Giustolisi and G. Palumbo, "Comparison of Methods for Predicting Distortion in Class-AB Stages," in *Proc. IEEE ICECS 2005*, Gammarth (Tunisia), Dec. 2005.
- [82] W. Aloisi, G. Giustolisi, and G. Palumbo, "Analysis and Optimization of a Low-Voltage Class-AB Output Stage," in *Proc. IEEE ICECS 2005*, Gammarth (Tunisia), Dec. 2005.
- [83] C. Falconi and G. Giustolisi, "Analysis of Power Supply Gain of CMOS Bandgap References," in *Proc. IEEE ISCAS 2006*, Island of Kos (Greece), May 2006, pp. 561–564.
- [84] G. Giustolisi, G. Palumbo, C. Falconi, and A. D'Amico, "NMOS Low Drop-Out Regulator with Dynamic Biasing," in *Proc. IEEE ICECS 2006*, Nice (France), Dec. 2006, pp. 204–207.
- [85] G. Giustolisi, "Two-Stage OTA Design Based on Settling-Time Constraints," in *Proc. IEEE ISCAS 2007*, New Orleans, LA, (USA), May 2007, pp. 469–472.
- [86] C. Falconi, A. D'Amico, G. Giustolisi, and G. Palumbo, "Rosenstark-like Representaion of Feedback Amplifier Resistance," in *Proc. IEEE ISCAS 2007*, New Orleans, LA, (USA), May 2007, pp. 2212–2215.

- [87] G. Giustolisi, G. Palumbo, and E. Spitale, "LDO Compensation Strategy based on Current Buffer/Amplifiers," in *Proc. IEEE ECCTD 2007*, Seville (Spain), Aug. 2007, pp. 116–119.
- [88] G. Giustolisi, G. Palumbo, and E. Spitale, "Low-voltage LDO Compensation Strategy based on Current Amplifiers," in *Proc. IEEE ISCAS 2008*, Seattle, WA, (USA), May 2008, pp. 2681–2684.
- [89] D. J. R. Cristaldi and G. Giustolisi, "Modeling of EMI propagation in switched-capacitor $\Sigma\Delta$ A/D converter," in *Proc. IEEE ICECS 2008*, Malta, Sep. 2008, pp. 1241–1244.
- [90] R. Caponetto, G. Dongola, A. Gallo, and G. Giustolisi, "Sample frequency effects on a new SC realization of fractional order integrator," in *Proc. IEEE ISIE 2010*, Bari (Italy), Jul. 2010, pp. 309–314.
- [91] R. Caponetto, G. Dongola, A. Gallo, and G. Giustolisi, "Fractional Order Differ-Integral Operator in Integrated Technology," in *Proc. 4th IFAC Workshop Fractional Differentiation and its Applications*, Badajoz (Spain), Oct. 2010, pp. 1–6.
- [92] G. Giustolisi and R. Mita, "Verilog-a Modeling of SPAD Statistical Phenomena," in *Proc. IEEE ISCAS 2011*, Rio De Janeiro (Brazil), May 2011, pp. 773–776.
- [93] E. Consoli, G. Giustolisi, and G. Palumbo, "Inverter Transfer Curves and SRAM Noise Margin Evaluation Based on an Ultra-Compact MOS Model," in *Proc. IEEE ECCTD 2011*, Linköping (Sweden), Aug. 2011, pp. 512–515.
- [94] E. Consoli, G. Giustolisi, and G. Palumbo, "An Ultra-Compact MOS Model in Nanometer Technologies," in *Proc. IEEE ECCTD 2011*, Linköping (Sweden), Aug. 2011, pp. 520–523.
- [95] E. Consoli, G. Giustolisi, and G. Palumbo, "Logic Gates Dynamic Modeling by Means of an Ultra-Compact MOS Model," in *Proc. IEEE ISCAS 2012*, Seoul (Korea), May 2012, pp. 3250–3253.
- [96] G. Giustolisi, G. Palumbo, P. Finocchiaro, and A. Pappalardo, "A simple extraction procedure for determining the electrical parameters in Silicon Photomultipliers," in *Proc. IEEE ECCTD 2013*, Dresden (Germany), Sep. 2013.
- [97] M. Camarda, S. Baldo, S. Scalese, A. Ballo, G. Giustolisi, A. Romano, F. Di Raimondo, M. Pucci, F. Vicari, L. Minafra, F. P. Cammarata, V. Bravatà, G. I. Forte, G. Russo, M. C. Gilardi, and A. La Magna, "Theoretical and experimental study of the kinetics of particle chains near electrodes in dielectrophoretic devices," in *Proc. IEEE NMDC 2014*, Aci Castello (Italy), Oct. 2014, pp. 56–81.
- [98] G. Giustolisi, A. Grasso, and G. Palumbo, "Monolithic quenching-and-reset circuit for single-photon avalanche diodes," in *2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)*, Marseille (France), 7-10 Dec. 2014, pp. 76–79.
- [99] M. Camarda, S. Baldo, G. Fiscaro, R. Anzalone, S. Scalese, A. Alberti, F. La Via, A. La Magna, A. Ballo, G. Giustolisi, L. Minafra, F. P. Cammarata, V. Bravatà, G. I. Forte, G. Russo, and M. C. Gilardi, "Study of the role of particle-particle dipole interaction in dielectrophoretic devices for biomarkers identification," in *Sensors: Proceedings of the Second National Conference on Sensors*, ser. Lecture Notes in Electrical Engineering, D. Compagnone, F. Baldini, C. Di Natale, and G. Betta, Eds., vol. 319. Rome (Italy): Springer, Feb. 2015, pp. 9–12.
- [100] G. Giustolisi, G. Palumbo, P. Finocchiaro, and A. Pappalardo, "Verilog-a modeling of Silicon Photo-Multipliers," in *2016 IEEE International Symposium on Circuits and Systems (ISCAS)*, Montreal (Canada), 22-25 May 2016, pp. 1270–1273.

- [101] G. Giustolisi and G. Palumbo, "Non-Inverting Class-AB CMOS Output Stage for Driving High-Capacitive Loads," in *2018 IEEE International Symposium on Circuits and Systems (ISCAS)*, Florence (Italy), 27-30 May 2018.
- [102] G. Giustolisi and G. Palumbo, "Settling-time oriented OTA design through the approximation of the ideal delay," in *2018 IEEE International Symposium on Circuits and Systems (ISCAS)*, Florence (Italy), 27-30 May 2018.
- [103] G. Giustolisi and G. Palumbo, "Design of CMOS OTAs with Settling-Time Constraints," in *2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)*, Bordeaux (France), 9-12 Dec. 2018, pp. 505–508.
- [104] A. Ballo, G. Giustolisi, A. D. Grasso, and G. Palumbo, "A Clock Boosted Charge Pump with Reduced Rise Time," in *2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)*, Bordeaux (France), 9-12 Dec. 2018, pp. 605–608.
- [105] G. Giustolisi and G. Palumbo, "Design of Three-Stage OTAs from Settling-Time and Slew-Rate Constraints," in *2021 IEEE International Symposium on Circuits and Systems (ISCAS)*, Daegu, South Korea, 22-28 May 2021.
- [106] A. L. Bella, G. Giustolisi, M. La Rosa, and G. Sicurella, "Design Methodology of the Output Power Stage of a Step-Down DC-DC Converter," in *2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)*, Villasimius (CA), Italy, 12–15 Jun. 2022, pp. 261–264.

Book chapters

- [107] G. Giustolisi, "Introduction to device modeling," in *G. Palumbo and S. Pennisi, Feedback Amplifiers: theory and design*. Kluwer Academic Publisher, 2002.
- [108] G. Giustolisi and R. Mita, "Device Modeling for Digital Circuits," in *M. Alioto and G. Palumbo, Model and Design of Bipolar and MOS Current-Mode Logic: CML, ECL and SCL Digital Circuits*. Kluwer Academic Publisher, 2005.

Books

- [109] G. Giustolisi and G. Palumbo, *Introduzione ai Dispositivi Elettronici*. Franco Angeli, 2005.

April 1, 2023